



# ARQUITECTURA DE COMPUTADORAS


INFO 2026B


HECTOR MANUEL RIOS AVALOS
KEVIN IVAN CASTRO NIEVES
DIEGO RAMIREZ SANCHEZ
SIBILINA ALEJANDRA JULIAN RAMIREZ


ACTIVIDAD RORO Supreme


# SIMULACIONES










ModelSim - INTEL FPGA STARTER EDITION 10.5b
File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help
sim - Default
Instance
Design unit
Design unit type
Top Category
RORO_Supreme_t...
uut
#INITIAL#14
#vsim_capacity#
Wave - Default
/RORO_Supreme_t...
/RORO_Supreme_tb/i
Now
Cursor 1
Transcript
# ** Note: $stop : C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/2026B_Arquitectura de computadoras/ROROSupreme/RORO_Supreme_tb.v(33)
# Time: 160 ns Iteration: 0 Instance: /RORO_Supreme_tb
# Break in Module RORO_Supreme_tb at C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/2026B_Arquitectura de computadoras/ROROSupreme/RORO_Supreme_tb.v line 33
VSIM 7>



sim - Default
Wave - Default
Transcript
# Time: 160 ns Iteration: 0 Instance: /RORO_Supreme_tb
# Break in Module RORO_Supreme_tb at C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/2026B_Arquitectura de computadoras/ROROSupreme/RORO_Supreme_tb.v line 33
VSIM 7> run



Layout Simulate
ColumnLayout AllColumns
Search:
200 ns
sim - Default
Instance
Design unit
Design unit type
Top Category
RORO_Supreme_t...
RORO_Sup...
Module
DU Instance
uut
Capacity
#vsim_capacity#
Statistics
Wave - Default
Msgs
/RORO_Supreme_t...
1111
0000000000000...
St1
/RORO_Supreme_tb/i
16
0
0001
0010
0011
1
2
3
Now
360000 ps
Cursor 1
0 ps
5000 ps
10000 ps
15000 ps
20000 ps
25000 ps
30000 ps
35000 ps
40000
Library
Project
Memory List
sim
Wave
RORO_Supreme_tb.v
Transcript
# Time: 160 ns Iteration: 0 Instance: /RORO_Supreme_tb
# Break in Module RORO_Supreme_tb at C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/2026B_Arquitectura de computadoras/ROROSupreme/RORO_Supreme_tb.v line 33
VSIM 7> run
VSIM 7>



File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help
Layout Simulate
ColumnLayout AllColumns
Search:
200 ns
sim - Default
Instance
Design unit
Design unit type
Top Category
RORO_Supreme_t...
RORO_Sup...
Module
DU Instance
uut
Capacity
#vsim_capacity#
Statistics
Wave - Default
Msgs
/RORO_Supreme_t...
1111
0000000000000...
St1
/RORO_Supreme_tb/i
16
0
0100
0101
0110
4
5
6
Now
360000 ps
Cursor 1
0 ps
35000 ps
40000 ps
45000 ps
50000 ps
55000 ps
60000 ps
65000 ps
70000
Library
Project
Memory List
sim
Wave
RORO_Supreme_tb.v
Transcript
# Time: 160 ns Iteration: 0 Instance: /RORO_Supreme_tb
# Break in Module RORO_Supreme_tb at C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/2026B_Arquitectura de computadoras/ROROSupreme/RORO_Supreme_tb.v line 33
VSIM 7> run
VSIM 7>



ModelSim - INTEL FPGA STARTER EDITION 10.5b
File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help
sim - Default
Instance
Design unit
Design unit type
Top Category
RORO_Supreme_t...
uut
#vsim_capacity#
Wave - Default
Msgs
/RORO_Supreme_t...
/RORO_Supreme_tb/i
St1
Now
Cursor 1
Library
Project
Memory List
Wave
RORO_Supreme_tb.v
Transcript
# Time: 160 ns Iteration: 0 Instance: /RORO_Supreme_tb
# Break in Module RORO_Supreme_tb at C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/2026B_Arquitectura de computadoras/ROROSupreme/RORO_Supreme_tb.v line 33
VSIM 7> run
VSIM 7>



ModelSim - INTEL FPGA STARTER EDITION 10.5b
File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help
sim - Default
Instance
Design unit
Design unit type
Top Category
RORO_Supreme_t...
uut
#vsim_capacity#
Wave - Default
Msgs
/RORO_Supreme_t...
/RORO_Supreme_tb/i
St1
Now
Cursor 1
Library
Project
Memory List
Wave
RORO_Supreme_tb.v
Transcript
# Time: 160 ns Iteration: 0 Instance: /RORO_Supreme_tb
# Break in Module RORO_Supreme_tb at C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/2026B_Arquitectura de computadoras/ROROSupreme/RORO_Supreme_tb.v line 33
VSIM 7> run


sim - Default
Instance
Design unit
Design unit type
Top Category
RORO_Supreme_t...
RORO_Sup...
Module
DU Instance
uut
RORO_Sup...
Module
DU Instance
#vsim_capacity#
Capacity
Statistics
Wave - Default
Msgs
/RORO_Supreme_t...
1111
/RORO_Supreme_t...
000000000000000...
/RORO_Supreme_t...
St1
/RORO_Supreme_tb/i
16
/RORO_Supreme_t...
0
1100
1101
1110
1111
12
13
14
15
16
Now
360000 ps
Cursor 1
0 ps
125000 ps
130000 ps
135000 ps
140000 ps
145000 ps
150000 ps
155000 ps
160000 ps
Library
Project
Memory List
sim
Wave
RORO_Supreme_tb.v
Transcript
# Time: 160 ns Iteration: 0 Instance: /RORO_Supreme_tb
# Break in Module RORO_Supreme_tb at C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/2026B_Arquitectura de computadoras/ROROSupreme/RORO_Supreme_tb.v line 33
VSIM 7> run
VSIM 7>


sim - Default
Instance
Design unit
Design unit type
Top Category
RORO_Supreme_t...
RORO_Sup...
Module
DU Instance
uut
RORO_Sup...
Module
DU Instance
#vsim_capacity#
Capacity
Statistics
Wave - Default
Msgs
/RORO_Supreme_t...
1111
/RORO_Supreme_t...
000000000000000...
/RORO_Supreme_t...
St1
/RORO_Supreme_tb/i
15
/RORO_Supreme_t...
0
0000
0001
0010
0011
0100
0101
0110
0111
0
1
2
3
4
5
6
7
Now
360000 ps
Cursor 1
0 ps
10000 ps
20000 ps
30000 ps
40000 ps
50000 ps
60000 ps
70000 ps
Library
Project
Memory List
sim
Wave
RORO_Supreme_tb.v


File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help
sim - Default
Instance Design unit Design unit type Top Category
RORO_Supreme_t... RORO_Sup... Module DU Instance
uut RORO_Sup... Module DU Instance
#vsim_capacity# Capacity Statistics
Wave - Default
/RORO_Supreme_t... 1111
/RORO_Supreme_t... 00000000000000...
/RORO_Supreme_t... St1
/RORO_Supreme_tb/i 16
/RORO_Supreme_t... 0
Now 360000 ps
Cursor 1 0 ps
90000 ps 100000 ps 110000 ps 120000 ps 130000 ps 140000 ps 150000 ps 160000 ps
Library Project Memory List sim
Wave RORO_Supreme_tb.v
Transcript
# Time: 160 ns Iteration: 0 Instance: /RORO_Supreme_tb
# Break in Module RORO_Supreme_tb at C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/2026B_Arquitectura de computadoras/ROROSupreme/RORO_Supreme_tb.v line 33
VSIM 7> run
VSIM 7>


ModelSim - INTEL FPGA STARTER EDITION 10.5b
File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help
sim - Default
Instance Design unit Design unit type Top Category
RORO_Supreme_t... RORO_Sup... Module DU Instance
uut RORO_Sup... Module DU Instance
#vsim_capacity# Capacity Statistics
Wave - Default
/RORO_Supreme_t... 1111
/RORO_Supreme_t... 00000000000000...
/RORO_Supreme_t... St1
/RORO_Supreme_tb/i 16
/RORO_Supreme_t... 0
Now 360000 ps
Cursor 1 0 ps
20000 ps 40000 ps 60000 ps 80000 ps 100000 ps 120000 ps 140000 ps 160000 ps
Library Project Memory List sim
Wave RORO_Supreme_tb.v
Transcript
# Time: 160 ns Iteration: 0 Instance: /RORO_Supreme_tb
# Break in Module RORO_Supreme_tb at C:/Users/sibil/OneDrive/Documentos/ARQUITECTURA_DE_COMPUTADORAS/2026B_Arquitectura de computadoras/ROROSupreme/RORO_Supreme_tb.v line 33


File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help
sim - Default
Instance Design unit Design unit type Top Category
RORO_Supreme_t... RORO_Sup... Module DU Instance
uut RORO_Sup... Module DU Instance
#vsim_capacity# Capacity Statistics
Wave - Default
/RORO_Supreme_t... -1
/RORO_Supreme_t... 0
/RORO_Supreme_t... St1
/RORO_Supreme_tb/i 16
/RORO_Supreme_t... 0
Now 360000 ps
Cursor 1 0 ps
40000 ps 80000 ps 120000 ps 160000 ps
Library Project Memory List sim
Wave RORO_Supreme_tb.v